Please beware of recruitment scams that are currently targeting jobseekers. Click here for further advice.
- Posted 09 April 2025
- SalaryNegotiable
- LocationSingapore
- Job type Permanent
- DisciplineSupply Chain, Engineering & Procurement
- Reference281233_1744167745
[AI Semiconductor] DFT Engineer (MNC start-up)
Job description
Role Overview
We are seeking experienced Design-for-Test (DFT) Engineers to support the development of highly testable and reliable semiconductor designs. In this role, you will be responsible for integrating advanced test structures into chip architectures, enabling early fault detection, streamlined testing, and improved overall quality throughout the silicon lifecycle. You will work closely with cross-functional teams to ensure that testability is built into every stage of the design without compromising performance.
Key Responsibilities
Test Structure Integration: Embed scan chains, Built-In Self-Test (BIST) modules, and other test access features directly into the chip architecture to ensure robust test coverage.
Development of Test Methodologies: Design and implement test strategies and algorithms to detect potential faults and evaluate chip functionality across various operating conditions.
Standards Compliance: Ensure test features comply with industry standards and protocols for seamless integration across design, manufacturing, and testing environments.
Cross-Functional Collaboration: Work closely with design, verification, and manufacturing teams to incorporate DFT strategies into the overall product development process.
Debugging and Troubleshooting: Analyze test failures, identify root causes, and implement corrective actions to maintain product quality and reliability.
Ideal Requirements
Master's degree or higher in Electrical Engineering, Computer Engineering, Computer Science, Mathematics, Physics, or a related field; PhD preferred.
Strong foundation in digital design principles, including RTL coding and simulation.
In-depth knowledge of DFT techniques such as scan insertion, BIST, and Design for Debug (DFD).
Familiarity with ATPG tools and fault models for generating optimized test patterns.
Experience with scripting languages such as Perl or Python.
Understanding of industry-standard test protocols (e.g., IEEE 1149.1, IEEE 1500).
If you would like to be considered for this opportunity, please forward a copy of your full CV to melissa.lin@ambition.com.sg
Data provided is for recruitment purposes only. Only shortlisted candidates will be notified.
Business Registration Number : 200611680D | Licence Number : 10C5117 | EA Registration Number: R25127614
If this job isn't quite right for you, but you know someone who would be great at this role, why not take advantage of our referral scheme? We offer SGD1,000 or SGD350 in shopping vouchers for every referred candidate who we place in a role. Terms & Conditions Apply. https://www.ambition.com.sg/refer-a-friend
